



*This product is not available for resale*

# 6550

RANDOM ACCESS MEMORY

(1024 X 4)

The 6550 is a high performance, low power, 4K bit, static, read/write random access memory organized as 1024 words by 4 bits per word. It operates on a single 5V power supply and requires minimum buffering and CS decoding.

All interface signal levels are identical to TTL specification, providing high noise immunity and simplified system design. All inputs are purely capacitive MOS loads with no DC current requirements. The output will drive two standard TTL loads and 100 pf.

The 6550 cycle operation is controlled by the  $\phi_2$  Clock. Addresses are presented to the address pin when  $\phi_2$  Clock is low and are latched on chip to the rising edge of the  $\phi_2$  Clock. The Chip Select and Read/Write signals are static and can be presented to the memory at any time. Data In and Data Out signals share common I/O pins and are unable to receive or transmit data when  $\phi_2$  Clock is high.

The 6550 outputs are in the high impedance state whenever the memory is de-selected,  $\phi_2$  Clock is low or Read/Write is low.

## FEATURES

- |  |   |
|--|---|
| 1K x 4 Organization                                  | Fully Static Data Storage - No Refreshing |
| Single 5V Power Supply                               | High Speed - Access Times Down to 200 ns  |
| Full TTL Compatibility                               | Low Operating Power - 450 mW Typical      |
| Four CS Inputs                                       | Single Phase TTL Level Clock              |
| High Output Drive - Two Standard TTL Load and 100 pf |   |

## PIN CONNECTIONS

<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>	<u>Pin</u>	<u>Function</u>
1	A <sub>0</sub>	8	A <sub>6</sub>	15	DB <sub>2</sub>
2	A <sub>1</sub>	9	A <sub>7</sub>	16	DB <sub>3</sub>
3	A <sub>2</sub>	10	A <sub>8</sub>	17	V <sub>DD</sub>
4	A <sub>3</sub>	11	A <sub>9</sub>	18	CS <sub>4</sub>
5	A <sub>4</sub>	12	R/W	19	CS <sub>3</sub>
6	A <sub>5</sub>	13	DB <sub>0</sub>	20	CS <sub>2</sub>
7	$\phi_2$	14	DB <sub>1</sub>	21	CS <sub>1</sub>
				22	V <sub>SS</sub>