





pin # 16 = Gnd



# 8 = -5  
# 9 = +5

10124




- 1 - 96 MHz OSC
- 1 - 10124
- 1 - 10123
- 2 - 10141
- 1 - 10

S2 S1 function  
 L L Load  
 L H Shift Right  
 H L Shift Left  
 H H Hold



pin # 16 = GND  
# 8 = -5  
# 9 = +5

SPARE




pin # 1, 16 = GND  
# 8 = -5

Note: one spare 16 pin location in this area

Rev # 3 10/1/84

28000 HR Display  
ECL Shifter  
RGBI → Mono

FNU#1




- 1- 5161
- 1- 16R8A
- 1- 20R4
- 1- 574
- 5- 500
- 1- 825100

212

Rev #3 10/1/84


2800 HR Display  
Memory Control

FN# 2




- 4 - S153
  - 2 - LS374
  - 2 - HC4024
  - 1 - LS175
- 9 chips

Rev #3 10/1/84  
 28000 HR Display  
 ADR MUX  
 FN#3



Note = 4416 DRAM'S  
 pin # 18 = GND  
 9 = +5  
 04e -22uf  
 per chip


Rev #3 10/1/84  
 28000 HR Display  
 Memory Array  
 FN #4



4 - LS 373  
 4 - LS 374



545

Rev #3 10/1/84  
 28000 HR Display  
 Data Latch Array  
 FN#5




Rev # 3 10/1/84  
2800 HR Displ  
Shift Register  
Array  
FN# 6

653





NC IO DECODE  
feed through near J3



optional part

- 3-LS374
- 2-LS193
- 1-16R8
- 1-16L8 OPT


Rev #3 10/1/89  
28000 HR Display  
Mouse Interface  
FN#7





100 pin connector  
hole spacing  
.1" both x + y

(J3)


FN #	chip #
1	6
2	5.5
3	7
4	16
5	8
6	8
7	7
8	2.5
61.5	



Spare



Proto Area  
8 rows -> .3" apart  
of 14 holes ea .1" apart



.1" hole spacing

Rev #3 10/1/84  
2800 HR Disp  
System Bus  
+ Sync Tim.  
FN #8